

PTO/SB/05 (2/98) (modified Approved for use through 9/30/2000, OMB 0651-0032 Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCES.

# NEW UTILITY PATENT APPLICATION TRANSMITTAL

(only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket Number	3331 U	
First Named Inventor	Nikhil B	airam
Total Pages in this Submission	58**	EL033379232US
Express Mail Label No.	EL0333	79232US

APP	LICATION ELEMENTS	ACCOMPANYING APPLICATION PARTS						
1. 🗹 Fee Trans	mittal Form (in duplicate)	6. 🗹 Assignment & PTO-1595						
	Check Enclosed (\$790.00 filing fee)	7. Certified Copy of Priority Document(s)						
2. 🗹 Specificati	on	(if foreign priority is claimed)						
	rangement set forth below)  Title of the Invention	8. Information Disclosure Statement & PTO-1449						
■ Cross Refe	erence(s) to Related Case(s)	Copies of IDS Citation(s)						
	Regarding Fed sponsored R & D do of the Invention	9. Preliminary Amendment						
	nary of the Invention ription of the Drawing(s)							
■ Detailed Detailed Detailed Detailed	escription	10. Small Entity Statement						
<ul><li>■ Claim or C</li><li>■ Abstract of</li></ul>	laims the Disclosure	New Statement enclosed						
3. Drawing(s	) ( when necessary per 35 USC 113)	Statement filed in prior application. Status still proper and desired						
4. Oath or Declara	tion	11. Return Postcard						
a. New De	eclaration	12. 🔲						
	Executed	13.						
	om a prior application (37 CFR 1.63(d)) ation/divisional with Box 17 completed)	14.						
٠ -	LETION OF INVENTOR(S)	15.						
Sign	ned statement attached deleting inventor(s) and in the prior application, see 37 CFR	16.						
	ed in the prior application, see 37 GFR (4)(2) and 1.33(b).	**`Total Pages' does not include cited references						
5. Incorporat	ion by Reference (useable if Box 4b is	ADDRESS TO:						
checked). The	entire disclosure of the prior application, ppy of the oath or declaration is supplied	Assistant Commissioner for Patents						
under Box 4b, is	s considered as being part of the disclosure	Box Patent Application						
of the accompa by reference the	nying application and is hereby incorporate erein.	Washington, D.C. 20231						
		supply the requisite information below and in a preliminary amendment:						
Continuation	on Divisional D Continuation-in-pa	rt (CIP) of prior application No:/						
Prior application		Group/Art Unit:						
NAME		NDENCE ADDRESS						
	Sanjay Prasad Fenwick & West LLP							
ADDRESS	Two Palo Alto Square	7/0.005   0.000						
COUNTRY	Palo Alto U.S.A. / TELEPHONE	STATE CA ZIP CODE 94306  5 (650) 858-7291 FAX (650) 494-1417						
COUNTRY	//	(444)						
Name (Print/Type)	Sanjay Prasad //	Registration No. (Attorney/Agent) 36,247						
Signature		Date 7/29/98						
	<i>7</i> /							

PTO/SB/17 (6-95)(modified)
Approved for use through 11/30/96, OMB 0651-0032

0000:===	115 "	110.0		Pate	ent and				IMENT OF C	UNIMERCE	
0002/PTO(m	odified)	U.S. Department of Com						if Known			
Rev. 10/95		Patent and Trademark	Office	Application			3331 US				
				Filing Da				te Herewith	1		
	FEE TRA	ANSMITTAL		First Nan	ned Inve	entor	Nikhil Ba	3alram			
				Group Ar	t Unit		Not Yet	t Assigned			
TO	TAL AMOU	NT OF PAYMENT		Examine			Not Yet	et Assigned			
	Subtotal (2) + Subto		Attorney Docket Number 3331 t								
	: " : "	1 (4)014.00		FEE CALCULATION (contin							
M	ETHOD OF	PAYMENI			<u> </u>	E CALCUL	AHON	(continue	iu)		
1. The Comr		DITIONAL									
Charge the indicated fees to the below			Large E Fee Code		II Entity Code/Fee	Fee Descri	ntion			Fee Due	
men	1 20 000	2100 1001	Juden CC								
		.16	105/ <b>\$1</b>	<b>30</b> 20	5/ <b>\$65</b>	Surcharge -	late filing	fee or oath			
		al fee required under 37 r credit any over payments	127/\$	50 22	7/\$25	Surcharge-l	ate provisi	onal filing fee	or cover sheet		
to th	e below mention	ed deposit account. †									
Cho	roo the leeue Ee	n cot in 27 CED 1 19 at the	147/\$2,	<b>520</b> 147	/\$2,520	For filing a r	request for	reexamination	on	L	
	rge the issue Fee ing of the Notice	e set in 37 CFR 1.18 at the of Allowance,	115/\$1	10 21	5/ <b>\$55</b>	Extension for	or respons	e within first r	month <sup>†</sup>		
37 C	CFR 1.311(b) to ti	he below mentioned					•		_		
depo	osit account.		116/\$4	216	6/ <b>\$200</b>	Extension fo	or respons	e within seco	na month'		
	unt Number: 19		117/\$9	50 217	7/ <b>\$47</b> 5	Extension for	or respons	e within third	month <sup>†</sup>		
		IWICK & WEST LLP	110/84	E40 044	ロルファニ	Eutonoion f	or rocess**	e within fourth	h month <sup>†</sup>		
A Duplicate C	ony of this auth	orization is attached	118/ <b>\$1</b> ,	<b>510</b> Z10	8/ <b>\$755</b>	Extension	or respons	e within lourt	n monur		
	• •		128/ <b>\$2</b> ,	060 228	/\$1,030	Extension for	or respons	e within fifth r	month <sup>t</sup>		
	yment Enclos X 1 Check  「	ed: ] Other	119/ <b>\$</b> 3	110 210	9/ <b>\$155</b>	Notice of A	ppeal				
L .	v i cueck f	1 Other	115/43	, i.u. 214	J. <b>W</b> 1 J J	HOUSE OF A	ppou.				
EEE CAI	CIII ATION	(fees effective 10/01/97)	141/\$1.	320 24	1/\$660	Petition to t	evive unint	tentionally ab	andoned		
1. FILING F	FF	(lees ellective 10/01/91)	1		•	application		,		L	
Large Entity	Small Entity	Fee Fee					••				
Fee Code/Fee	Fee Code/Fee	Description Due	142/\$1,	<b>\$1,320</b> 242/ <b>\$660</b> Utility Issue Fee			Fee (Or F	Fee (Or Reissue)			
101/\$790	201/\$395	Utility Filing 790	143/\$4	150 24	3/ <b>\$225</b>	Design Issu	Design Issue Fee				
		, , , , , , , , , , , , , , , , , , , ,			•	-					
106/ <b>\$330</b>	206/ <b>\$165</b>	Design Filing	122/\$*	130 12	2/ <b>\$130</b>	Petitions to	uie Comm	ussioner			
108/ <b>\$790</b>	208/ <b>\$395</b>	Reissue	123/\$	50 12	23/ <b>\$50</b>	Petitions re	lated to pro	ovisional appl	lications		
		Filing	126/6	26/ <b>\$240</b> 126/ <b>\$240</b> Submission of			ission of Information Disclosure Statement				
114/\$150	214/\$75	Provisional	120/\$4	L <del>-v</del> 12	<b>42.40</b>						
		Filing	581/\$	<b>40</b> 58	31/ <b>\$40</b>	Recording each pa (times number of p			40		
	SUBTOTA	L (1) (\$)790.00				(times num	per or prop	erties)			
1	3051317	(1) (4)150.00	146/\$	790 24	46/ <b>\$395</b>	Filing a sub	Filing a submission after final rejection				
2. CLAIMS		· · · · · · · · · · · · · · · · · · ·	1	_	•	(37 CFR 1.129(a)		•			
Lorgo Entite	Small Entity		149/\$	7 <b>9</b> 0 24	9/ <b>\$395</b>	For each a	dditional in	vention to be	examined		
Large Entity Fee Code/Fee	Fee Code/Fee	Fee Description	1431\$	. 30 24	J. <b>4000</b>	(37 CFR 1.					
103/\$22		Claims in excess of 20									
103/\$22	203/ <b>\$11</b>	Cialillo III dacess UI 20		Other fee (	specify):						
102/ <b>\$82</b>	202/ <b>\$41</b>	Independent claims		Other for f	anacië il						
1		in excess of 3	1	Other fee (	specity):					1	
104/ <b>\$270</b>	204/\$135	Multiple dependent claim						SUBTO	OTAL (3) (\$	)40.00	
<u> </u>	•										
109/ <b>\$82</b>	209/\$41	Reissue independent		(Col. 1)		(Col. 2)		(Col. 3)			
1		claims over original patent	For	No. of Existing	1	Highest Previo	usly	Extra**	Fee	Fee Due	
110/\$22	210/\$11	Reissue claims in excess		Claims	<u> </u>	Paid	For				
[		of 20 and over original	TOTAL	22	<b> </b> -	20 or <b>0</b>	=	2 x	<del>                                     </del>	44	
		patent	INDEP	3	minus*	3 or <b>0</b>	= =	0 x	82 =	0	
1				rirst presen	tation of	multiple depen	ident claim	· · · · · · · · · · · · · · · · · · ·	=		
			* Subti	act the great	ter numb	er of Col. 2		SUBTO	OTAL (2) (	)44.00	
							2 is less ti		n enter "0" in Co		
SUBMITTED	BY	. //						Complete (i	if applicable)		
Typed or Print		njay Prasad//						Reg. Number	er <b>36,247</b>		
T		-///						Data	_ / /		
Signature		Ru ful					l	Date	7129199	3	
, .		7 10~									

10

## TIMING AND CONTROL FOR DEINTERLACING AND ENHANCEMENT OF NON-DETERMINISTICALLY ARRIVING INTERLACED VIDEO DATA

Inventors:

Nikhil Balram

Sai-Kit Tong

Takatoshi Ishii

Lutz Filor Qiang Li

Thomas C. Young

Julie Zhang

## 15 FIELD OF THE INVENTION

This invention pertains generally to the field of computer graphics and more particularly to de-interlacing and enhancement of video data for display by digital computer systems.

## 20 BACKGROUND OF THE INVENTION

Video data originally developed for television screens must be reformatted before it can be displayed on most computer displays. Television screens typically require data in 2:1 interlaced format, which means a full frame of data is comprised of two spatially and temporally offset fields, typically referred to as odd and even fields. Computer displays typically require non-interlaced data. Displaying video data produced for standard televisions on personal computers therefore generally requires that the video data be converted from an interlaced format to a non-interlaced format.

10

15

20

The two most common conversion techniques are spatial line doubling and field recombining. Spatial line doubling, which is embodied in a technique referred to as "Bob" supported by the Microsoft Corporation, involves taking one field at a time and spatially interpolating to obtain the missing lines, usually by averaging the line above and below each missing one. Field recombining, which is embodied in a technique referred to as "Weave" supported by the Microsoft Corporation, involves interleaving both fields back together to get a spatially complete frame. The former approach ("Bob") is better suited for video with high motion content but produces a clearly visible loss of resolution for relatively static scenes. The latter technique ("Weave") is better suited for relatively static scenes but produces highly objectionable artifacts called feathering or ghosting when significant motion is present. Current and past commercially available Personal Computer (PC) systems have generally been unable to determine whether or not a live video source has motion, hence "Bob" is typically used because it produces less objectionable artifacts.

Certain conversion techniques produce much higher quality images by detecting the presence of motion in local areas of each field and using a motion-weighted average of the spatially and temporally interpolated values computed for the missing pixels. When the presence of film converted to video is detected, even higher quality is produced by recombining the appropriate fields. Such techniques produce a much higher quality video output than the Bob or Weave approaches described above.

Such techniques however, have traditionally only been available for the PC user in the form of a standalone display processor box. An example of such a display processor box is the Faroudja LD200 product by Faroudja Incorporated. Such a system operates as a standalone real-time display processor and is independent of the constraints and operating conditions, including timing and bandwidth constraints, of a typical PC graphics subsystem. Its timing, control and programming mechanisms are therefore decoupled from the PC environment. A number of techniques exist to perform processing on the video data to produce line-doubled and enhanced output, but the accompanying programming, and timing and control mechanisms are appropriate for a standalone box and not for an integrated core inside a PC's graphics accelerator.

De-interlacing by line-doubling inherently involves creation of additional data, including at least two continuous streams that are related by a multiple of a base clock. Additional clock rates are required by varying widths, multiplexing and demultiplexing of chroma at different stages, upsampling for enhancement, and downsampling for output to constrained channel. It is typical for traditional standalone video systems like the Faroudja LD 200 to operate continuously on the incoming real-time video, for example 525 lines per frame for NTSC, and use various clocks that are multiples of the base video clock to control the data. This type of mixing of control and clocking is very difficult to handle in the so-called back-end processing (route & place, design for testability, design rules checking) necessary in an integrated core that is part of a complex graphics accelerator

ASIC (Application Specific Integrated Circuit). In addition, in such standalone systems there is no provision for non-deterministic arrival of data, as is often the case for PC subsystems that used shared buses, or non-deterministic processing of data downstream when it is merged with other data streams such as graphics. There is also no provision for frame-by-frame interaction that is possible in a PC environment and which adds significant value by providing tighter coupling of the multiple media.

In summary, conventional motion-adaptive video de-interlacing and enhancement modules use isochronous, clock-based controls that are suitable for standalone display processors, but have significant deficiencies in the context of a PC multimedia subsystem, especially if the video processing functions are embedded inside a multimedia controller such as the ViRGE graphics accelerator available from S3 Incorporated. Typical standalone display processors with deinterlacing and enhancement capability are not designed for tight coupling with a PC system and therefore do not have the mechanisms to facilitate such interaction. Conventional PC video de-interlacing modules use very simple processing which does not pose the kinds of problems or options that a sophisticated motion-adaptive de-interlacing and enhancement module does, hence the simple timing and control mechanisms do not extend to the latter.

10

15

20

## SUMMARY OF THE INVENTION

In accordance with a principal object of the present invention, a robust and flexible timing interface is provided to control a set of video streams related by multiples of a base clock, as would typically be produced by a high quality video de-interlacing and enhancing system, in a manner that is optimal for a deep-submicron integrated core suitable for use inside a PC multimedia accelerator, or a video processor integrated circuit (IC) that works in conjunction with a PC multimedia accelerator. In a first aspect of the invention, a video deinterlacing system for receiving interlaced video data at a non-deterministic rate and for generating non-interlaced data as a function of the interlaced video data comprises a plurality of processing units, at least some of the processing units requiring clocking rates that differ from clocking rates required by other processing units. A timing generator responds to a base clock and to a data valid signal, which is indicative of arrival of a portion of the interlaced video data, by causing generation of a plurality of enable signals, each of the enable signals enabling a corresponding one of the clocking rates required by the processing units.

Advantageously, the control mechanism allows processing of streams of video whose instantaneous arrival time is non-deterministic, although the averaged time over a sufficiently large time interval is determined by a real-time video specification such as CCIR 601 as specified by the International Radio Consultative Committee.

10

15

In accordance with another object of the invention, passive and active mechanisms are provided for obtaining high quality image capture using a multimedia accelerator that provides de-interlacing and enhancement in accordance with the aforementioned principles. Passive mechanisms refer to specific quantities related to picture quality that are computed and exported to external devices via readable status registers. Active mechanisms refer to programming that can be done on a frame-by-frame basis to influence the quality of the following frame or frames. Video capture embodiments employing such principles advantageously allow capture of high quality frames of video and avoid capture of frames of video that may include the presence of significant motion, and therefore appear blurry, or that occur at a scene change, or that occur at a bad edit point in the video. Such frames may go unnoticed when viewing the moving video but may be undesirable when viewed in a captured, still image.

These and other features and advantages of the present invention may be better understood by considering the following detailed description of a preferred embodiment of the invention. In the course of this description, reference will frequently be made to the attached drawings.

## 20 BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a high-level block diagram of a personal computer system employing the principles of the present invention.

20

Figure 2 is a block diagram showing further details of the video deinterlacing and enhancement module of Figure 1.

Figure 3 is an illustration of the relationship between input and output data in a preferred embodiment.

Figure 4 is a timing diagram illustrating operation of a preferred embodiment.

Figure 5 is a state diagram of a state machine of a preferred embodiment.

Figure 6 is a block diagram of a second embodiment of the video deinterlacing enhancement module of Figure 1.

Figure 7 is a block diagram illustrating operation of passive and active video capture in a preferred embodiment.

## DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Figure 1 shows a high level view of a personal computer (PC) system that includes a PC multimedia accelerator 103 (also commonly referred to as a graphics controller), that contains a Video De-interlacing and Enhancement Module (VDEM) 50 for generating non-interlaced video data in response to interlaced video data and for enhancing the video data. The host CPU 100, communicates with the accelerator 103 through a bus or port such as PCI or AGP 104. One or more video sources 102 provide video input to accelerator 103 either through a direct video port 53 such as the Local Peripheral Bus (LPB) on the ViRGE graphics accelerator from S3 Incorporated, or via common bus such as

10

15

20

104. The video data can also be provided to the multimedia accelerator 103 by way of fetches initiated by the accelerator using the DMA (Direct Memory Access) engine 52. Alternatively, DMA type transfers may be initiated by the video source 102, or the CPU 100. The accelerator 103 therefore can act as either a master or a slave in data transfers. Frame buffer 101 comprises one or more DRAM memory chips that serve as the display memory for the system 100. The implementation of the frame buffer is one of design choice and can therefore take a variety of forms, such as being integrated into the same integrated circuit as one or more of the functions of the accelerator 103.

The multimedia accelerator 103 also includes graphics acceleration functions, shown by block 55, means for merging video and graphics, shown by block 56, and other functions typically found in graphics accelerators. With the exception of VDEM 50, the functions or structures shown in Figure 1 preferably take a conventional form. The exact protocols and mechanisms used to transfer data to or from the VDEM 50 are not critical and may take a variety of forms.

## Video De-Interlacing and Enhancement

Video data received by VDEM 50 may arrive in a non-deterministic manner due to use of shared resources such as the system bus 104. Video data transmitted by VDEM 50 may also be sent in a non-deterministic manner due to use of shared resources such as memory bandwidth and merging of multiple asynchronous streams, especially graphics. Moreover, effective processing of the

10

15

20

received data requires that the VDEM 50 process the received data at different rates in its internal pipeline. For example if the CCIR 601 frequency of 13.5 MHz is referred to as 1 X, VDEM 50 may have to deal with data transfer or processing rates of 0.5X, lx, 2X, and 4X.

Figure 2 shows a top level view of a preferred embodiment of VDEM 50. Register I/O occurs through bus interface block 11 which interfaces with the system bus 104. Direct video data input and output occurs through the dedicated port 12 which provides an input port for video by interfacing with a dedicated video path such as the LPB bus mentioned in connection with Figure 1, or receiving data received by way of DMA operations over bus 104. The dedicated port 12 also functions as an output port for the VDEM 50 to provide de-interlaced and enhanced video to the other modules within the accelerator 103. Intermediate field memory storage is provided through the MIU interface 10 which interfaces with the frame buffer 101. Module 13 performs detection of video motion, NTSC or PAL film formats, and bad edits (within a film sequence). Cross-color suppresser 14 is responsive to motion information from module 13 to perform spatio-temporal comb filtering on the chroma component of the received video to remove cross-coloring introduced in the chroma component due to overlap of luma spectral content. Line doubler 15 performs line doubling using motion-weighted spatial and temporal interpolation as described, for example, in U.S. Patent 5,347,314, or in the book "Art of Digital Video" by John Watkinson, Focal Press (1994). Shared line memory 16 provides buffering for

10

15

20

modules 13 and 15. Shared line memory 17 provides buffering for modules 15, 18 and 19. Compression filter 18 performs filtering using a conventional FIR (Finite Impulse Response) filter to remove artifacts prevalent in decompressed video streams such as those obtained from a DVD type source. Digital video enhancement module 19 performs enhancements such as artifact removal and edge sharpening using linear and nonlinear techniques that require upsampling. For example, in PAL encoded data, Hanover blinds or bars, which are artifacts caused by an error in the phase of the color sub-carrier, can be removed by module 19. Post-processing module 20 performs post-processing including downsampling of data that was upsampled by module 19. The image enhancement functions performed by the modules in Figure 2, and the manner in which such functions are performed are merely illustrative of an exemplary embodiment. The exact image enhancement, or more generally, image processing, functions, performed by VDEM 103 can be subtracted from or added to (in addition to changing the manner in which such functions are performed) without departing from the principles of the present invention.

The modules in Figure 2 must each process data at one or more clock rates. The rates required by each module are shown within the respective module. If the original sampling rate of the video stream is defined as 1X (for example for CCIR 601, 1X = 13.5 MHz), Figure 2 shows the various multiples of this rate that each module inside VDEM has to deal with. As shown, modules 13, 14 and 15 require a 1X clock. Modules 12 and 16 require 1X and 2X clocks.

10

15

20

Module 10 requires a 0.5X clock. Modules 17, 19 and 20 require 1X, 2X and 4X clocks. Module 18 requires a 2X clock. Video Timing and Control Generator (VTCG) 21 provides a common time-base and control mechanism for the entire pipeline.

VDEM 50 typically operates as a data-driven slave to a video source that could be for example an LPB or VIP (Video Interface Port) module as described above in connection with Figure 1, or a DMA engine like the MEU 52 of Figure 1. The LPB is available on various graphics controllers available from S3 Incorporated, Santa Clara, California and is described in a data book by S3 Incorporated entitled "ViRGE Integrated 3D Accelerator" (August 1996). The VIP is specified by the Video Electronics Standards Organization (VESA). Both the LPB and VIP interfaces allow a device such as an NTSC decoder/digitizer or an MPEG decoder to provide digital video to a graphics accelerator.

Steady-state operation of the VDEM 50 in its most fundamental period corresponds to accepting one packet of data and returning two. This operation is repeated as long as the input data packets are provided as indicated by the occurrence of a data valid input. Figure 3 of the drawings illustrates the relationship between an interlaced input frame of data received by the VDEM 50 and the two line-doubled output frames produced by the VDEM 50. In Figure 3, the block 302, shown in dotted lines, represents an input frame of data which comprises an odd field of data (shown by the rectangle bounded by points 304) and an even field of data (shown by the rectangle bounded by points 306). The

10

15

20

blocks bounded by points 320 and 326 represent output frames of data corresponding to fields 304 and 306 respectively. The output frames shown in Figure 3 are actually time-delayed from the input frame shown in Figure 3 because of the latency of VDEM 50 of one field. Figure 3 only shows, for purposes of explanation, the relationship of an input frame of data and the corresponding output frames (that is generated at a later time), and does not show the input and output of the VDEM 50 at any single point in time.

The frame 320 is generated from odd field 304 by generating a set of even scan lines shown generally by rectangle 324, for each set of corresponding odd scan lines 325 that are received for the odd field 304. The frame 326 is similarly generated from even field 306 by generating a set of odd scan lines shown generally by rectangle 328, for each set of corresponding even scan lines 329 that are received for the even field 306. The even lines 324 for output frame 320 are generated by interpolation from odd lines 325. The odd lines 328 for output frame 326 are generated by interpolation from even lines 329. As can be seen from Figure 3, receipt of an odd input field 304 by VDEM 50 results in generation of an output frame 320 of data comprising the received odd lines 325 and interpolated even lines 324. Receipt of an even input field 306 by VDEM 50 results in generation of an output frame 326 of data comprising the received even lines 329 and interpolated odd lines 328.

By way of example, for an NTSC signal, the input frame 302 has 525 scan lines and 858 pixels per line. Each field 304 and 306 has 241 active lines each with

720 active pixels per line. The output frames 320 and 326 are offset from the corresponding input fields 304 and 306 because of horizontal and vertical latency through the processing pipeline in VDEM 50. As previously noted, there is additionally one field latency between input and output that is not shown in Figure 3. The field latency not shown in Figure 3 is the frame that is output during the time an input field is coming in. The output frames 320 and 326 shown in Figure 3 are actually the line-doubled outputs from the previous input field. It should also be noted that the output frames produced by the VDEM 50 are produced at twice the rate of the input (for example, 1440 pixels are output from VDEM in the time that 720 input pixels arrive).

There is some horizontal (pixel) and vertical (line) latency between VDEM input and output, in addition to the one field latency. Figure 3 shows the effect of the horizontal and vertical latency. Each input line drives out two output lines (because of the line doubling) but some additional input padding (shown by the cross-hatched area within rectangles 320 and 326) is required to drive out both output lines because of the horizontal latency through the pipeline. After this "active+padding" area, there is a "variable timing buffer" (shown generally at 313) between the end of the padding and the start of the next active input line. This variable timing buffer allows the data source to handle minor variations in line length typical of many analog video sources without affecting VDEM output quality. In the example shown in Figure 3, the total input video line length is 858, but the active+padding required by VDEM is 756. The data source, say

DMA engine 52, can provide any number of active+blank input pixels as long as it is at least 760. In Figure 3, the data source is shown to provide 760 pixels per line. Under perfect conditions for the operating mode shown in Figure 3, a video decoder provides 858 pixels per line, resulting in an idle time corresponding to 858-760 = 98 pixels between each input line provided to VDEM. The timing buffer can absorb line length shortening of up to 98 pixels without affecting output quality or pixel rate. In the case of a video source supplying data over a non-deterministic channel such as the PCI bus, the timing buffer might get used instead as spaces between individual or groups of input pixels.

10

5

Some vertical padding is required because of the line latency through the pipeline, typically a few lines. Analogous to the horizontal variable timing buffer, a vertical variable timing buffer, seen generally at 315, exists between the end of the active+padding lines of one field and the start of the active portion of the next one.

15

20

Since the VDEM 50 acts as a pure slave, the data source has to drive it until all the data in the pipeline is clocked out. The number of scan lines for the odd and even fields 304 and 306 and the number of pixels for each of the scan lines, together with the horizontal and vertical offsets 307 and 308 are programmable in the VDEM 50 to allow for receipt of different formats of input signals. For example, NTSC signals have 525 scan lines and 858 pixels per frame, whereas PAL signals have 625 scan lines and 864 pixels per frame. The actual values that are programmable are as follows. A horizontal active length value,

10

15

20

shown by arrow 316, designates the number of active pixels per scan line. A vertical active length value, shown by arrow 318, designates the number of active scan lines per input field. Horizontal and vertical offsets, shown by arrows 307 and 308, respectively, as explained above, are also programmable. A programmable horizontal operation length value, shown by arrow 321, is the sum of the horizontal active length value 316 and the horizontal offset value 307. A programmable vertical operation length value, shown by arrow 322, is the sum of the vertical active length value 318 and the vertical offset value 308.

The effect of the horizontal and vertical variable timing buffers is to allow the system to have an effective frame rate corresponding to the ideal one for the operating mode even though its instantaneous processing rate may have considerable variation. This provides the flexibility and robustness necessary for the diverse and non-real-time PC environment. For example, in certain embodiments, a multimedia accelerator may couple the VDEM 50 directly to a real-time video source while in another embodiment, the video may be supplied through a shared channel like the bus 104.

In order to facilitate tight coupling between the VDEM operation and the rest of the PC system, all operating parameters that do not affect timing and control of VDEM 50, or memory allocation, are advantageously updated at the end of each output frame (e.g. frames 320 and 326), allowing processing to be changed on each output frame boundary. Stated another way, such operating parameters include parameters that specify the manner in which the contents of

è,

5

10

15

20

the input frame is manipulated, including the enhancement functions that should, or should not, be performed. Thus, changes to the operating parameters for certain image capture functions (such as described below in conjunction with Figure 7) are made to the VDEM 50 at the end of an output frame boundary, and determination of the status of such operating parameters by other processes is performed at the end of an output frame boundary. In a preferred embodiment, the manipulations to the input frame that can be performed include: spatiotemporal comb filtering to perform cross-color suppression; motion-adaptation during line doubling; motion-adaptation during cross-color suppression; compression to reduce storage space; motion-detection; and programmable enhancement variables, such as for image sharpness, for use by digital video enhancement module 19.

As shown in Figure 3, the register update point, marked by the assertion of a "register\_update strobe" from VTCG 21, is chosen to be the end of each output frame, instead of the end of each input field because the latter choice would effect the last few lines of the current output. The register update strobe is also used to update status and picture quality information provided by various blocks in VDEM 50 to register store (block 11 in Figure 2). Examples of the status and picture quality information are a video motion sum value, indicative of total motion in a field, and a stall cycle value, indicative of a number of clock cycles elapsed during a stall of the VDEM 50. This information is stored in read-only registers in the VDEM register space and is accessible to external devices.

Figure 4 illustrates, by way of a timing diagram, the efficient interface between the VDEM 50 and a data source/sink, which in this particular embodiment is the DMA engine 52. The data source provides data (IDATA), qualified by a data valid signal (IDV), horizontal and vertical blanking signals (IHBLANK, IVBLANK) (to distinguish active pixels from blank), a field id (IFID) (to distinguish odd versus even), and a clock (MEU\_4XCLK) corresponding to the highest multiple in VDEM 50 which is 4X in this embodiment. All synchronous logic in the VDEM processing pipeline operates with this clock. For ease of understanding, the signals IDATA and FID are shown generally as a single set of signals that either valid at certain times, indicated as "in", and in a don't care state the remainder of the time.

VTCG 21 accepts signals from the data source and generates a set of multirate control signals that are used by the processing pipeline to move data along.
The signals generated by the VTG are indicated in Figure 4 under the heading
"VDEM INTERNAL SIGS." VTCG 21 divides the fundamental period of 8 cycles
of the 4X clock into eight phases, numbered 0 to 7 and shown in Figure 4 as the
signal VTG\_state. The eight cycles are implemented as 8 states 502-509 of a state
machine, shown in Figure 5, which has an additional state 501 corresponding to
the idle condition. The state machine is slaved to the input signal IDV, with each
occurrence of the IDV signal causing the state machine to step through the eight
phases. For normal uninterrupted operation, the state machine receives a new
IDV signal every time it gets to state 7, causing it to generate the next eight phase

10

15

20

periods corresponding to states 0-7. The eight states of the state machine together comprise the smallest or atomic transaction in the system, i.e., the input of 1 data packet (containing two pixels in this embodiment) and the corresponding output of two data packets (each containing two pixels in this embodiment). Each atomic (i.e. indivisible) transaction starts in state 0 after the receipt of one piece of input data (marked by the assertion of the data valid signal), and ends in state 7 after the delivery of two pieces of output data. When the state machine reaches state 7, it expects to see the data valid signal at a value of 1, if there is an uninterrupted stream of input data. If this data valid signal is not present (data valid = 0), the state machine enters idle state and generation of all timing signals is stopped. The state machine remains in the idle state until the data valid signal is equal to a value of 1. States 0 to 7 are used to generate a set of enables with one for each multiple of the base data rate that is used in the VDEM 50. Figure 4 shows the generation of the VTG states and the corresponding set of enables (0.5X, 1X, 2X, 4X) that are used in the present embodiment. These enables are used to move data between each registered module through the multi-rate processing pipeline in VDEM.

The registered modules all operate off the same clock (4XCLK), which offers considerable advantages in synthesis, timing and other back-end stages of deep sub-micron ASICs, but the data update is controlled by the corresponding enable. For example a register element in block 13 (see Figure 2) that moves data at a 1X rate uses the 1X enable to control updates on its data input. This method

10

15

20

of operation also provides simple and robust handoffs of data between segments operating at different rates, for example when upsampling from 2X to 4X in block 19. This method of control also provides a simple stall mechanism whenever there is a data underflow or overflow in the data source or sink, respectively. The data source in the embodiment described herein is the video source 102 or the host 100. The data sink is ultimately the frame buffer 101 which accepts data from the VDEM 50 by way of the MIU 54, which arbitrates access to the frame buffer 101 from different competing processes such as the graphics engine 55, and the host 100. Data processing in the VDEM pipeline automatically stops when input data is not available, because the data valid signal is not received in state 7 causing the VTG state machine to go to idle and preventing the generation of the next set of enables. Whenever the next data comes in with its corresponding data valid signal, the enables reappear and data movement in the pipeline resumes, as shown in Figure 4.

The embodiment of VDEM 50 shown in Figure 2 has no mechanism for buffering output that is not accepted by the data sink. Data overflow in the sink is therefore also handled through the data valid signal. In other words, VDEM 50 has a single stall mechanism that is used by the combined data source/sink for data underflow or overflow.

Generation of timing signals by the VTCG 21, such as output horizontal and vertical blanking (O\_VBLANK and O\_HBLANK), and various windowing signals (to limit motion detection to a particular area in an image) and reset

15

20

signals (to clear registers) for the processing pipeline is performed by using a (horizontal) pixel counter that is incremented by the 2X enable and a (vertical) line counter that is incremented by the pixel counter. VTCG 21 does not generate control signals to the processing pipeline until it has synchronized to the input data at the first "End-of-Frame" which indicates the end of an input frame 302. After this "sync point", the horizontal counter is reset by the falling edge of each input Hblank (corresponding to the start of each input line) and the vertical counter is reset by the falling edge of each input Vblank (corresponding to the start of the active field). Since the counting is slaved to the enables, this stops automatically when input data is delayed.

## Video Capture

The combination of the ability to change VDEM programming deterministically on a frame boundary and assess quality of each output frame through various quality metrics provided by VDEM advantageously provides enhanced image capture capability.

In personal computers, video capture capability is typically provided by way of the Windows operating system, specifically by way of the MCI (Media Control Interface) standard. Under the MCI standard, applications such as Mplayer, available from Microsoft Corporation or any compatible third party TV applications issue MCI commands to an MCI driver, and the MCI driver in turn controls the underlying multimedia hardware to perform functions such as

10

15

20

playing a video or audio clip. Details of MCI commands are found in an appropriate Software Developer's Kit available from Microsoft Corporation.

Among the many services provided by the MCI is the ability to capture a still frame from a video clip. To capture a still frame implies copying the current content of the framebuffer and move it to a user specified storage area. The still frame can be either captured to a file, or be captured to the clipboard supported by the Windows operating system. MCI also provides commands for applications to specify the different control parameters associated with the capture. Control parameters such as capture file format, pixel depth, brightness and contrast are supported. Other control parameters such as the quality and algorithm used to capture the still frame are also supported.

Other more recent video standards such as the video capture driver architecture based on the Win32 Driver Model (WDM) and DirectShow available from Microsoft Corporation perform in a similar way to MCI, but with additional support for new technologies such as USB (Universal Serial Bus) conferencing cameras, IEEE 1394 type digital video devices, desktop cameras and multiple video streams support.

Under the MCI Standard, the MCI\_CAPTURE command can be issued by an application to capture a still frame video to a file. The desired file format, compression algorithm, and quality level associated with the capture must be previously specified by the MCI\_SET or MCI\_SETVIDEO command. This is achieved by monitoring the status feedback from the hardware on a per frame

15

20

basis. As opposed to just randomly capturing any still frame from the video clip, the MCI driver can be instructed to examine the quality of each frame and selectively capture the ones which match the desired quality level.

Figure 6 is a block diagram of an embodiment of VDEM 50 that supports video capture in accordance with the principles of the present invention. Figure 6 is identical to Figure 2 with the exception of the addition of motion sum accumulator 602 to cross-color suppressor 14, stall counter 604 to VTCG 21 and registers 606 to bus interface and register store 11. The motion sum accumulator 602 provides a total motion value for each input field which in turn directly relates to the amount of spatial versus temporal interpolation that has been done to generate the corresponding line doubled output frame. Statistical data on motion values can be collected for various sequences and used to create a subjective quality scale that maps motion value ranges to various quality levels. The stall counter 604 operates counts the number of clock cycles (MEU\_4xclk) elapsed when the VDEM 50 stalls. This provides a measure of the throughput of the overall system, i.e. the availability of data when it is needed.

Figure 7 illustrates operation of passive and active video capture in accordance with the principles of the present invention. VDEM 50 provides, in response to interlaced video data from a video source 102 (possibly buffered by buffer 702which could be part of system memory or frame buffer memory) deinterlaced video data to a video output buffer 704 (which constitutes a part of the frame buffer memory) which in turn provides the data to a display device 706 by

10

15

20

way of video output device 708, which performs functions such as digital-toanalog conversion. A video application 710 such as a TV applet offers the user the option of capturing frames from a sequence of a specified quality level by way of user inputs 712. The specified quality level 714 which maps to a range of motion values can be preset or user customizable. The application 710 chooses, as a function of the quality level 714, to capture specific line doubled output frames based on their motion sum value, which is indicative of a total amount of motion detected in the output frames. This is achieved by monitoring the status feedback from the hardware on a per frame basis which provides information to the driver 716, by way of a comparison 717 of the frames that meet or exceed the specified quality level 714. The information is provided to the driver 716 by way of registers 606. As opposed to just randomly capturing any still frame from the video clip, the MCI driver 716 can thus be instructed to examine the quality of each frame and selectively capture the ones which match the desired quality level. The captured frames 718 are then stored in a storage device 720 for further use.

Video contents are often associated with a certain amount of motion. A high level of motion in the video content will constitute blurry effects in the still frame captured. By instructing the MCI driver 716 to monitor the hardware status register bits which report the total amount of motion as detected by the hardware during the last input field time, the MCI driver 716 can decide to capture or not to capture the last input field by comparing the motion sum to a

10

15

20

specified threshold. This is much superior to the current approach where a user has to simply grab a frame and hope to get a good one. This utility can be used for example by someone writing an article about a basketball game and wanting to insert a "good" still shot from the game highlights. The other status flags apply to film-originated video, where for example the MCI driver 716 ensures that frames that are grabbed have the appropriate (NTSC or PAL) film-mode status flag set and the bad edit status flag is not set. Detection of the proper film mode allows higher quality conversion by VDEM 50 of the incoming video frames by ensuring that the interlaced to non-interlaced conversion reverses the original conversion of the non-interlaced film to interlaced format. Detection of the film-mode (NTSC or PAL) is performed, preferably in a conventional manner, by module 13. The bad edit status flag indicates edits of the filmoriginated video, after conversion from film to video, not performed in accordance with the original film-to-video conversion. For example, NTSC formatted film, shot at 24 progressive frames per second, is converted to NTSC video for broadcast or taping by repeating one field out of every four, in a process commonly referred to as 3:2 pulldown. When the resulting video is edited, such as to insert a commercial, the 3:2 pulldown process is not always faithfully reproduced. If the correct repeating of fields is not performed, then conversion of the video from interlaced back to progressive (non-interlaced) will result in merging of the incorrect fields. Detection of such "bad-edits" allows the conversion to revert to basic spatio-temporal line doubling mode, to

10

15

20

accommodate the differently formatted sequence.

In addition to the above described mechanism which operates passively, active mechanisms are also supported. When performing a still frame capture, the user may sometimes want to freeze the video or play the video frame by frame (which is also a form of freezing the video) to decide which video frame to capture. In this case, to remove the risk of exposing objectionable artifacts caused by motion-adaptive cross-colour suppression, the MCI driver can be instructed, as shown at 722, to bypass certain enhancement functions, such as the motion-adaptive portion 724 of the cross-color suppresser circuitry (i.e., only do spatial comb filtering) or bypass 726 the entire combing operation in the deinterlacer hardware. Since the timing & control architecture of the VTCG 21 updates parameters deterministically on each field boundary, the driver can monitor a bit that distinguishes between odd and even output frames and grab any output frame after the next one. Alternatively, information distinguishing odd and even output frames can be used to generate a hardware interrupt so that the driver can be informed every time a new output frame is available. Another example might be that the compression filtering (block 18 in Figure 2) is desirable during video presentation since it reduces blocking artifacts that can cause twinkling, but might be less desirable for a still frame where the softness caused by its filtering is more noticeable. So the driver can be instructed to program the compression filter bypass 728 whenever the user specifies a freeze frame and grab the next output frame.

It is to be understood that the specific mechanisms and techniques which have been described are merely illustrative of one application of the principals of the invention. For example, one or more of the functions performed by the VDEM 50 may be performed in hardware, software or various combinations thereof depending upon speed, power consumption, design time and available integrated circuit technology. Numerous additional modifications may be made to the methods and apparatus described without departing from the true spirit of the invention.

10

15

#### WHAT IS CLAIMED IS:

1. A video deinterlacing system for receiving interlaced video data at a non-deterministic rate and for generating non-interlaced data as a function of said interlaced video data, comprising:

a plurality of processing units for processing said interlaced video data, at least some of said processing units requiring clocking rates that differ from clocking rates required by other of said processing units; and

a timing generator responsive to a base clock and to a data valid signal, said data valid signal indicative of arrival of a portion of said interlaced video data, for causing generation of a plurality of enable signals, each of said enable signals enabling a corresponding one of said clocking rates required by said processing units.

- 2. A video deinterlacing system as set forth in claim 1 wherein said plurality of enable signals are generated as a set of sequentially occurring signals to cause said processing units to process said video data.
- A video deinterlacing system as set forth in claim 1 wherein said
   plurality of processing units comprise a motion detector for detecting motion in individual frames of said video data, and wherein said video deinterlacing

20

system further comprises means for causing capture of a frame of said video as a function of the motion detected by said motion detector.

- A video deinterlacing system as set forth in claim 1 wherein said
   plurality of processing units comprise a cross-color suppressor for removing
   cross-coloring introduced in a chroma component of said non-interlaced video
   data due to overlap of luma spectral content.
- 5. A video deinterlacing system as set forth in claim 1 wherein said
   10 plurality of processing units comprise a line doubler for performing line doubling as a function of motion-weighted spatial and temporal interpolation.
  - 6. A video deinterlacing system as set forth in claim 5 wherein said plurality of processing units comprise a compression filter for removing artifacts in said non-interlaced video data.
  - 7. A video deinterlacing system as set forth in claim 1 wherein said plurality of processing units comprise a video enhancement module for performing artifact removal and edge sharpening on said non-interlaced video data.

15

20

- 8. A video deinterlacing system as set forth in claim 1 wherein said plurality of processing units comprise a post-processing module for downsampling of said non-interlaced video data.
- 9. A video deinterlacing system as set forth in claim 1 wherein said data valid signal is generated by a source of said interlaced video data and wherein deactivation of said data valid signal by said source halts operation of said processing units.
  - 10. A video deinterlacing system as set forth in claim 9 wherein said non-interlaced data generated by said video deinterlacing system is received by a data sink and wherein said data valid signal is further generated by said data sink and wherein deactivation of said data valid signal by said data sink halts operation of said processing units.
  - 11. A video deinterlacing system as set forth in claim 1 further comprising:

a motion detector, responsive to said non-interlaced data for detecting, frame by frame, motion in images represented by said non-interlaced data;

a motion sum accumulator, responsive to said motion detector, for storing a motion value indicative of an amount of motion in a frame;

10

15

20

a status register, responsive to said motion sum accumulator, for storing said motion value; and

a frame capture module, responsive to a changeable motion threshold range, indicative of a desired range of motion in a frame, and to said motion value, for causing capture of said frames of video characterized by a motion value within said motion threshold range.

- 12. A video deinterlacing system as set forth in claim 1 further comprising:
- a stall counter, responsive to stalling of said deinterlacing system, for generating a stall value, indicative of an amount of time elapsed during said stall.
- 13. A video deinterlacing system as set forth in claim 10 further comprising:
- means for causing disabling of at least a first image enhancement function performed on said input frames of said non-interlaced data.
- 14. A video deinterlacing system as set forth in claim 1 wherein said non-interlaced data generated by said video deinterlacing system is received by a data sink and wherein said data valid signal is generated by said data sink and wherein deactivation of said data valid signal by said data sink halts operation of said processing units.

5

10

15

- 15. A video deinterlacing system as set forth in claim 1 wherein said received interlaced video data comprises a plurality of input fields and wherein said non-interlaced data comprises a plurality of corresponding output frames and wherein parameters indicative of processing functions performed by said processing units are updated upon generation of each of said output frames.
- 16. A video deinterlacing system as set forth in claim 1 characterized by a predetermined number of processing states, wherein said processing states are executed upon receipt of said data valid signal.
- 17. A video deinterlacing system as set forth in claim 1 wherein said non-interlaced video data is time-delayed from corresponding non-interlaced data by a field delay.
- 18. A video deinterlacing system as set forth in claim 17 wherein said non-interlaced video data is characterized by a pixel delay and a line delay from said interlaced video data.
- 20 19. Apparatus for generating de-interlaced video data in response to non-deterministically received interlaced video data, comprising:

iv dit.

5

10

15

20

a processing pipeline, responsive to said interlaced video data, for generating frames of said de-interlaced video data in response to said received interlaced video data, said processing pipeline performing a plurality of processing functions characterized by different clocking rates, each of said clocking rates related to a base rate; and

a timing control unit responsive to arrival of said interlaced video data for generating a plurality multi-rate control signals to enable said different clocking rates.

- 20. Apparatus as set forth in claim 19 characterized by an effective frame rate corresponding to an effective frame of a source of said non-deterministically received interlaced video data.
  - 21. A video frame capture system comprising:

a motion detector, responsive to input frames of video data for detecting, frame by frame, motion in images represented by said video data;

a motion sum accumulator, responsive to said motion detector, for storing a motion value indicative of an amount of motion in a frame;

a status register, responsive to said motion sum accumulator, for storing said motion value; and

means, jointly responsive to a changeable motion threshold range, indicative of a desired range of motion in a frame, and to said motion value, for


causing capture of said frames of video characterized by a motion value within said motion threshold range.


A video frame capture system as set forth in claim 21 further
 comprising, means for causing disabling of at least a first image enhancement function performed on said input frames of video data.

10

### ABSTRACT OF THE DISCLOSURE

A video deinterlacing system receives interlaced video data at a non-deterministic rate and generates non-interlaced data as a function of the interlaced video data. The system includes processing units, some of which require clocking rates that differ from clocking rates required by other processing units. A timing generator responds to a base clock and to a data valid signal, that indicates arrival of a portion of the interlaced video data, to cause generation of a plurality of enable signals. Each of the enable signals operate to enable a corresponding one of the clocking rates required by the processing units. Video capture can be performed by causing capture of video frames that meet or exceed a specified quality level. The quality of the captured, still image, video can be improved by disabling certain enhancement functions performed to improve moving video images.








Figure 3




Figure 4






Figure 5





PTO/SB/01 (6-95) (modified) OMB 0651-0032

Approved for use through 10/31/96

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERC												
0010/PTO Rev. 6/95		U.S. Department of Commerce Patent and Trademark Office	Attorney Docket N	umber 33	31 US							
			First Named Invent	or N	ikhil Balra	ım						
DEC	(ARA	TION FOR		COMPLETE IF KNOWN								
UTIL	ITY O	R DESIGN PLICATION	Application Number	Application Number Not Yet Assigned								
			Filing Date	E	ven Date I	Herewith						
			Group Art Unit	N	ot Yet Ass	igned						
[X] Declaration Submitted with Initial F	OR ling	Declaration Submitted afte Initial Filing	Examiner Name	N	ot Yet Ass	signed						
		MING AND CONTROL F NON-DETERMINISTIC	ALLY ARRIVING INTE	RLACED VID	EO DATA	-						
the specification of wh	ich	(Title of	the Invention)									
[X] is attached hereto OR												
UK  L L was filed on (Mi	4/DD/VV3	YY) [	l as United States App	lication Numbe	r or PCT Int	emational						
Application Number [		l and was amended on	(MM/DD/YYYY) [		_] (if application	able).						
I hereby state that I ha	ve reviewe	d and understand the content cifically referred to above.	nts of the above identified	specification, ir	cluding the	claims, as						
I acknowledge the du Regulations. § 1.56.	y to disclo	se information which is mat	terial to patentability as de	fined in Title 37	Code of Fe	deral						
for patent or inventor	's certificat	enefits under Title 35, Unit e, or § 365 (a) of any PCT i and have also identified bel lication having a filing date	international application w	nich designated any foreign app	ication for p	patent or inventor's certification.						
Prior Foreign Applic		Country	Foreign Filing Date	Priori	ty	Certified Copy Attach						
Number(s)			(MM/DD/YYYY)	Not Clai	med	YES NO						

or of any PCT international appli Prior Foreign Application	Country	Foreign Filing Date	Priority	Certified Co	Certified Copy Attached?			
	Number(s) (MM/DD/YYYY)		Not Claimed	YES	NO			
Transcr(3)			[ ]	[ ]	[ ]			
			[]	[]	[ ]			
			[ ]	1 1	[ ]			
			[ ]	[ ]	[ ]			
i			[]					

I hereby claim the benefit under Title 35, United States Code § 119(e) of any United States provisional application(s) listed below.											
Application Number(s)	Filing Date (MM/DD/YYYY)	[ ] Additional provisional									
Application (various)		application numbers are									
		listed on a supplemental									
		sheet attached hereto.									

18235/02705/2868 Rev. 07/22/98

DECLARATION Page 2											
I hereby claim the benefit under Title 35, Uni international application designating the Unit claims of this application is not disclosed in the first paragraph of Title 35, United States (patentability as defined in Title 37, Code of Firior application and the national or PCT international or PCT inte	ted Stated State prior Code §	es of r Unit 112, Regu	Am ted : I ac	erica, i States knowle ons § 1	or PCT in edge the 56 which	ow an iterna duty i h bec	ational app to discloss ame avail	plication	on in the mation v	manner prowhich is ma	ovided by aterial to
U.S. Parent Application PCT	Parent mber	101 111			Parent Fi	ling i	Date			nt Patent N if applicab	
										· · · · · · · · · · · · · · · · · · ·	
Additional U.S. or PCT international application numbers are listed on a supplemental priority sheet attached hereto.											
As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith:											
Name Registration Name Registration Number Number									Registration Number		
Greg T. Sueoka Leif Sloan		33,8 37,9	942				Sanjay I		l 		36,247
Additional attorney(s) and/or agent(s) named on a supplemental sheet attached hereto.  Please direct all correspondence to:  Sanjay Prasad  Fenwick & West LLP  Two Palo Alto Square  Palo Alto, CA 94306  U.S.A.											
Telephone (650) 858-7291					F	ax	(650) 4	94-141	17		
I hereby declare that all statements made here are believed to be true; and further that these s	tatemen or both	nts wo 1, und	ere r ler S	nade w ection	1001 of T	itle 1	8 of the U				
false statements may jeopardize the validity of Name of Sole or First Inventor:	пе ар		A po	etition	has been	filed	for this u	nsigne	d invent	or	
Given Name Nikhil	Mid Initi	dle	n/:		Family Name	Γ	Iram			S	Suffix e.g. Jr. n/a
Inventor's Signature Wikkil Balran							I	Date	7/	23/98	P T
Residence: City Mountain View		Sta	te	CA	Coun	try	U.S.A.		Ci	tizenship	India
Mailing Address 387 Foxborough Dr	ive										

Zip

CA

State

[X] Additional inventors are being named on supplemental sheet(s) attached hereto

94041

U.S.A.

Country

Mailing Address

City

Mountain View

DUCK AD AUTOM							ADDITIONAL INVENTOR(S)								
		Ι	DECLARATION				Supplemental Sheet A petition has been filed for this unsigned inventor								
Name	of A	Additi	onal Joint Inventor			_ <u>~</u>		n has	been f	iled for	this ur	isigne			
Given Name	Sa	ii-Kit	Kit Middle Initial n/a					Family Name Tong Suffix e.g. Jr.						n/a	
Inventor's Signature										Date	<u> </u>	7/	27/	98	
Residence: City San Jose State C.							Coun	ry	U.S.A			Citize	nship	Hong	Kong
Mailin	Mailing Address 2929 Prairie Lane														
Mailing Address															
City	San	Jose			State	CA	Zip	951			Countr		U.S.A.		
Nam	e of	Additi	onal Joint Invento	r, if an	ıy:			on has	been	filed for	r this u	nsign	ed inven		
Given Name	7	`akatos		Midd Initial	le   "	a	Family Name	Ishi	ii ———	<del></del>			1 -	uffix .g. Jr.	n/a
Invent	tor's		Tatalool	י י	V	eli	4			Date		11	24/	98	· 
Resid		City	Sunnyvale		State	CA	Cour	itry	U.S.A	۸.		Citiz	enship ————	Japa	n
Mailing Address 771 Chopin Drive															
Maili	ng Ad	ldress						<del></del>		<del></del> -		<del>- 1</del>			
City	Sui	nnyvale	·		State	C <sub>A</sub>	Zip				Count		U.S.A.		
Nan	ie of	Addit	ional Joint Invent	or, if a	ny:	[	A peti	ion ha	s been	filed fo	or this	unsig	ned inve		
Give	n ,	Lutz	,	Midd Initia	ile	ı/a	Family Name	File	or	<del></del>				Suffix e.g. Jr.	n/a
Inver Signa	ıtor's		Lick to	01						Date		7	/26	/ 98	
Resid	lence:	City	Sunnyvale		State	CA	Cou	ntry	U.S.	A		Citi	zenship ———	Ger	man ———
Mail	ing A	ddress	1373 Sydney Drive								· · · · ·				
Mail	ing A	ddress						Τ			<u> </u>	4	U.S.A.		
City	Su	nnyval	e 		Stat	e CA			1087		Coun				
Nai	ne o	f Addi	tional Joint Invent	or, if a	ıny:	I			as bee	n filed f	or this	unsig	gned inv		<del></del>
Give	n	Qiang		Mid Initi	ldle	n/a	Family Name	Li	i					Suffix e.g. Jr.	n/a
			1 - 00							Date	e ;	ر د -7	3-98		
Nam Inve	ntor's		-	Residence: City Fremont State CA Country U.S.A. Citizenship China											
Nam Inve Sign	ntor's ature				State	CA	Co	untry	0.5	.A.		Cit	izensinp	Chi	na ———
Nam Inve Sign Resi	ntor's ature dence			ırt	State	CA	Co	untry	0.5	.A.		Cit		Cin	
Nam Inve Sign Resi	ntor's lature idence	: City	Fremont	ırt	State	CA	Co		0.5	.A.					na
Nam Inve Sign Resi Mai	ntor's lature dence ling A	e: City Address Address	Fremont  2086 Arbutus Cou		Sta	te C	A Z	ip 9	4539	.A.	Cour		U.S.A		na

18235/02705/2868 Rev. 07/22/98

	DECLARATION								ADDITIONAL INVENTOR(S) Supplemental Sheet							
Name o	Name of Additional Joint Inventor, if any:							A petition has been filed for this unsigned inventor								
Given Name	Thoma	ا ماا	Z		Family Name Young						ıffix g. Jr.	n/a				
Inventor' Signature	- 1	) <u> 2</u>		· <del></del>				Date	<u> </u>	7	/23/	1998				
Residence	esidence: City Foster City Stat					`	Count	гу	U.S.A			Citiz	zenship	ship U.S.A.		
Mailing	Address	157 Albacore	Lane													
Mailing	Address															
City	Foster C	itv		State	e C	A	Zip	94	404		Count	ry	U.S.A.			
			contor if a	nv.	[	1 A	petiti	on ha	s been	filed fo	r this	unsig	ned inven	tor		
Given	Julie	itional Joint In	Mid Initi	dle	n/a	F	amily ame	Π	ang				S	uffix .g. Jr.	n/a	
Name Inventor Signatur		Tuli		<u></u>						Date		フ	123	119	8	
<b>├</b> ─	ice: City	San Jose		State	C	A	Coun	Country U.S.		. <b>A.</b> C		Citi	izenship	P.R.C	C	
Mailing	Address	6610 Edgemo	or Way	1												
Mailing	Address												,			
City	San Jose			Sta	te	C <b>A</b> _	Zip	9:	5129		Coun	itry	U.S.A.			